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Abstract transistor should he turned ON exactly when Vz = VDD which 
We developed an on-chip DC-DC converter with a compact tim- 
ing edge control circuit operating at high clock frequency. The 
circuit generates four states to control nearly ideal switchings of 
output transistors depending on the voltages sensed at two termi- 
nals across an off-chip output inductor. High efficiency can be 
achieved due to nearly exact timing edge control with the aid of 
a high frequency clock by eliminating the conventional dead time 
control circuit. 
The DC-DC converter is fabricated in 0.25um CMOS process 
with single polysilicon and triple metal. The experimental results 
at 2.5V output show efficiency ove r901  with a off-chip filter con- 
sisting of a inductor of 220pH and a ceramic capacitor of 47pF. 
The converter has maximum efficiency of 93.3% with 29mV ripple 
at 37mA load current . 
Introduction 
In recent years, the number of portable personal communication 
systems such as mobile telephones, pagers and laptop computers 
has grown explosively. Such portable systems demands the use 
of a compact on-chip DC-DC convener with high efficiency for 
low-power LSIs. 
High-efficiency DC-DC converters based on zero-voltage switch- 
ing (ZVS) architecture have been implemented into a Si chip with 
the use of either a complex controller to generate accurate switch- 
ing timings [ I ]  or a large delay block [2] to achieve low-noise op- 
eration. 
The aim of this paper is to describe an on-chip DC-DC con- 
verter with a compact timing control circuit, for which both an 
additional auxiliary feedback loop and a high frequency clock are 
used to keep the output voltage constant. The auxiliary feedback 
loop provides a signal in such a way that the control circuit trig- 
gers turning ON timings of the output MOS transistors to achieve 
nearly ideal ZVS. 
Architecture 
Fig. I depicts the block diagram of the architecture with two feed- 
back loops. The feedback (A) is a conventional output monitoring 
path used in PWM self-resonance type buck converters, while the 
feedback (B) is used to control switching timings of the output 
power transistors in DC-DC converter to achieve ZVS. The con- 
trol logic circuit of the DC-DC convener monitors Vz through the 
feedback (9) so that the power MOS transistors can be switched at 
ideal timings, when Vz, PWM output voltage, equals to either the 
supply voltage or ground. 
Circuit Implementation 
Fig. 2 shows the schematic of the timing edge control circuit. The 
timing chart of the DC-DC converter is shown in Fig. 3. Switches 
‘SWI and SW2 are connected to node B, when VCl=”high”, oth- 
erwise connected to A. 
The operation of the circuit is repeated through the following 
four states. At STATE1 where Vout is higher than a desired output 
voltage, the power NMOS transistor is ON, shorting Vz to GND 
and decreasing Vout. Once Vout crosses below the desired out- 
put voltage(Vre0, the Comparator 1 detects the timing and then 
the power NMOS is switched OFF at the subsequent rising edge 
ofCLK(Fig. 3 (a)). At STATE2, both power transistors are OFF. 
The external inductor acts as a current source, increasing Vz. In or- 
der to achieve a lossless low-to-high transition, the power PMOS 
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can he sensed with the Comparator 2iFig. 3 (h)). At STATE3, 
the negative to positive voltage transition across the inductor in- 
creases the charging current until Vout exceeds the desired out- 
put voltage. After the Comparator 1 detects the timing when Vout 
crosses above the desired output voltage(Vref), the power PMOS 
is switched OFF at the subsequent rising edge of CLK(Fig. 3 
(c)). Then, NMOS transistor is switched ON exactly when Vz 
= GND(Fig. 3 (d)). Note that VC2 and VC3 control the exact 
turning ON timings of each transistor without reference to CLK. 
This operation achieves highly accurate control of ZVS, resulting 
in a high-efficiency DC-DC buck converter. Excessively fast tran- 
sition of Vz causes timing error of ZVS, because of the delay in 
the control signal path. To avoid this, a capacitor Cz is integrated 
on a chip at the output. Turning OFF timings of each transistor 
are synchronized with CLK, which provides none ideal SW tim- 
ings, causing the power losses in the output transistors. To reduce 
the power losses, we used a high frequency CLK at the cost of the 
increase of capacitive switching loss, thus avoiding the use of a 
delay generator consisting of complex control circuits. 
Experimental Results 
A test chip is fabricated in 0.25um CMOS process with single 
polysilicon and triple metal. As shown in Fig. 4, the DC-DC con- 
verter with active area of 1.0” x 0.5mm is laid out very close to 
the U 0  area to reduce metal wiring resistance. Thick oxide tran- 
sistor is used for 3.3V input voltage. The external filter consists of 
a 220nH inductor with 550mQ parasitic resistance, and a 47uF ca- 
pacitor. Fig. 5 shows the measured output waveform at 2.5 output 
voltage from 3.3V supply with 2OMHz clock. 
Fig. 6 shows the measured efficiency ofthe DC-DC converter 
as a function of the load current for 2.0V and 2 .W output. Max- 
imum peak efficiency of 93.28% is measured at 2.5V output and 
37mA load current with 29mV ripple. 
Table 1 shows the measured performance summary of the DC- 
DC convener. 
Conclusion 
We proposed an on-chip high-efficiency DC-DC converter with a 
newly developed compact ZVS control circuit operating at high 
clock frequency. The compact control block provides accurate 
tuming On timings ofthe output transistors. Also, the power losses 
in tuming OFF timings of each transistor is significantly reduced 
by using a high frequency CLK at the cost of the increase of ca- 
pacitive switching loss, thus avoiding the use of a delay generator 
consisting of complex control circuits. The measured results show 
the power efficiency of over 90% at 2.5V output in the range’of 
load current from 25mA to 93mA. The maximum efficiency of 
93 .36  is measured at 37mA load current. 
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Fig. 1. Block diagram of the architecture. 
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Fig. 3. Ideal timing chart of operation. 
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Fig. 5. Output waveform of DC-DC convener at 2.0V output with 
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